3.0 INSTRUCTION SET

The PIC32MX3XX/4XX family instruction set complies with the MIPS32 Release 2 instruction set architecture. PIC32MX does not support the following features:

- · CoreExtend instructions
- · Coprocessor 1 instructions
- · Coprocessor 2 instructions

Table 3-1 provides a summary of the instructions that are implemented by the PIC32MX3XX/4XX family core.

Note: Refer to "MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set" at www.mips.com for more information.

TABLE 3-1: PIC32MX3XX/4XX INSTRUCTION SET

Instruction	Description	Function
ADD	Integer Add	Rd = Rs + Rt
ADDI	Integer Add Immediate	Rt = Rs + Immed
ADDIU	Unsigned Integer Add Immediate	$Rt = Rs +_{U} Immed$
ADDIUPC	Unsigned Integer Add Immediate to PC (MIPS16e™ only)	$Rt = PC +_{u} Immed$
ADDU	Unsigned Integer Add	$Rd = Rs +_{U} Rt$
AND	Logical AND	Rd = Rs & Rt
ANDI	Logical AND Immediate	Rt = Rs & $(0_{16} \mid \mid Immed)$
В	Unconditional Branch (Assembler idiom for: BEQ r0, r0, offset)	PC += (int)offset
BAL	Branch and Link (Assembler idiom for: BGEZAL r0, offset)	<pre>GPR[31> = PC + 8 PC += (int)offset</pre>
BEQ	Branch On Equal	<pre>if Rs == Rt PC += (int)offset</pre>
BEQL	Branch On Equal Likely	<pre>if Rs == Rt PC += (int)offset else Ignore Next Instruction</pre>
BGEZ	Branch on Greater Than or Equal To Zero	<pre>if !Rs[31> PC += (int)offset</pre>
BGEZAL	Branch on Greater Than or Equal To Zero And Link	<pre>GPR[31> = PC + 8 if !Rs[31> PC += (int)offset</pre>
BGEZALL	Branch on Greater Than or Equal To Zero And Link Likely	<pre>GPR[31> = PC + 8 if !Rs[31> PC += (int)offset else Ignore Next Instruction</pre>
BGEZL	Branch on Greater Than or Equal To Zero Likely	<pre>if !Rs[31> PC += (int)offset else Ignore Next Instruction</pre>
BGTZ	Branch on Greater Than Zero	if !Rs[31> && Rs != 0 PC += (int)offset
BGTZL	Branch on Greater Than Zero Likely	<pre>if !Rs[31> && Rs != 0 PC += (int)offset else Ignore Next Instruction</pre>

TABLE 3-1: PIC32MX3XX/4XX INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
BLEZ	Branch on Less Than or Equal to Zero	if Rs[31> Rs == 0 PC += (int)offset
BLEZL	Branch on Less Than or Equal to Zero Likely	<pre>if Rs[31> Rs == 0 PC += (int)offset else Ignore Next Instruction</pre>
BLTZ	Branch on Less Than Zero	if Rs[31> PC += (int)offset
BLTZAL	Branch on Less Than Zero And Link	<pre>GPR[31> = PC + 8 if Rs[31> PC += (int)offset</pre>
BLTZALL	Branch on Less Than Zero And Link Likely	<pre>GPR[31> = PC + 8 if Rs[31> PC += (int)offset else Ignore Next Instruction</pre>
BLTZL	Branch on Less Than Zero Likely	<pre>if Rs[31> PC += (int)offset else Ignore Next Instruction</pre>
BNE	Branch on Not Equal	<pre>if Rs != Rt PC += (int)offset</pre>
BNEL	Branch on Not Equal Likely	<pre>if Rs != Rt PC += (int)offset else Ignore Next Instruction</pre>
BREAK	Breakpoint	Break Exception
CLO	Count Leading Ones	Rd = NumLeadingOnes(Rs)
CLZ	Count Leading Zeroes	Rd = NumLeadingZeroes(Rs)
COP0	Coprocessor 0 Operation	See Software User's Manual
DERET	Return from Debug Exception	PC = DEPC Exit Debug Mode
DI	Atomically Disable Interrupts	Rt = Status; Status _{TE} = 0
DIV	Divide	LO = (int)Rs / (int)Rt HI = (int)Rs % (int)Rt
DIVU	Unsigned Divide	LO = (uns)Rs / (uns)Rt HI = (uns)Rs % (uns)Rt
ЕНВ	Execution Hazard Barrier	Stop instruction execution until execution hazards are cleared
EI	Atomically Enable Interrupts	Rt = Status; Status _{IE} = 1
ERET	Return from Exception	<pre>if SR[2> PC = ErrorEPC else PC = EPC SR[1> = 0 SR[2> = 0 LL = 0</pre>
EXT	Extract Bit Field	<pre>Rt = ExtractField(Rs, pos, size)</pre>

TABLE 3-1: PIC32MX3XX/4XX INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
INS	Insert Bit Field	<pre>Rt = InsertField(Rs, Rt, pos,</pre>
		size)
J	Unconditional Jump	PC = PC[31:28> offset<<2
JAL	Jump and Link	GPR[31> = PC + 8 PC = PC[31:28> offset<<2
JALR	Jump and Link Register	Rd = PC + 8 PC = Rs
JALR.HB	Jump and Link Register with Hazard Barrier	Like JALR, but also clears execution and instruction hazards
JALRC	Jump and Link Register Compact – do not execute instruction in jump delay slot (MIPS16e™ only)	Rd = PC + 2 PC = Rs
JR	Jump Register	PC = Rs
JR.HB	Jump Register with Hazard Barrier	Like JR, but also clears execution and instruction hazards
JRC	Jump Register Compact – do not execute instruction in jump delay slot (MIPS16e only)	PC = Rs
LB	Load Byte	<pre>Rt = (byte)Mem[Rs+offset></pre>
LBU	Unsigned Load Byte	<pre>Rt = (ubyte))Mem[Rs+offset></pre>
LH	Load Halfword	<pre>Rt = (half)Mem[Rs+offset></pre>
LHU	Unsigned Load Halfword	<pre>Rt = (uhalf)Mem[Rs+offset></pre>
LL	Load Linked Word	Rt = Mem[Rs+offset> LL = 1
LUI	Load Upper Immediate	<pre>LLAdr = Rs + offset Rt = immediate << 16</pre>
LW	Load Word	<pre>Rt = Mem[Rs+offset></pre>
LWPC	Load Word, PC relative	Rt = Mem[PC+offset>
LWL	Load Word Left	See Architecture Reference Manual
LWR	Load Word Right	See Architecture Reference Manual
MADD	Multiply-Add	HI LO += (int)Rs * (int)Rt
MADDU	Multiply-Add Unsigned	HI LO += (uns)Rs * (uns)Rt
MFC0	Move From Coprocessor 0	Rt = CPR[0, Rd, sel>
MFHI	Move From HI	Rd = HI
MFLO	Move From LO	Rd = LO
MOVN	Move Conditional on Not Zero	if Rt ½ 0 then Rd = Rs
MOVZ	Move Conditional on Zero	if Rt = 0 then Rd = Rs
MSUB	Multiply-Subtract	HI LO -= (int)Rs * (int)Rt
MSUBU	Multiply-Subtract Unsigned	HI LO -= (uns)Rs * (uns)Rt
MTC0	Move To Coprocessor 0	CPR[0, n, Sel> = Rt
MTHI	Move To HI	HI = Rs
MTLO	Move To LO	LO = Rs
MUL	Multiply with register write	HI LO =Unpredictable Rd = ((int)Rs * (int)Rt) ₃₁₀
MULT	Integer Multiply	HI LO = (int)Rs * (int)Rd
MULTU	Unsigned Multiply	HI LO = (uns)Rs * (uns)Rd

TABLE 3-1: PIC32MX3XX/4XX INSTRUCTION SET (CONTINUED)

TABLE 3-1:	PIC32MX3XX/4XX INSTRUCTION SET (CONTIN	UED)
Instruction	Description	Function
NOP	No Operation (Assembler idiom for: SLL r0, r0, r0)	
NOR	Logical NOR	Rd = ~(Rs Rt)
OR	Logical OR	Rd = Rs Rt
ORI	Logical OR Immediate	Rt = Rs Immed
RDHWR	Read Hardware Register	Allows unprivileged access to registers enabled by HWREna register
RDPGPR	Read GPR from Previous Shadow Set	Rt = SGPR[SRSCtl _{PSS} , Rd>
RESTORE	Restore registers and deallocate stack frame (MIPS16e™ only)	See Architecture Reference Manual
ROTR	Rotate Word Right	$Rd = Rt_{sa-10} \mid \mid Rt_{31sa}$
ROTRV	Rotate Word Right Variable	$Rd = Rt_{Rs-10} \mid \mid Rt_{31Rs}$
SAVE	Save registers and allocate stack frame (MIPS16e only)	See Architecture Reference Manual
SB	Store Byte	(byte)Mem[Rs+offset> = Rt
sc	Store Conditional Word	<pre>if LL = 1 mem[Rs+offset> = Rt Rt = LL</pre>
SDBBP	Software Debug Break Point	Trap to SW Debug Handler
SEB	Sign-Extend Byte	Rd = (byte)Rs
SEH	Sign-Extend Half	Rd = (half)Rs
SH	Store Half	(half)Mem[Rs+offset> = Rt
SLL	Shift Left Logical	Rd = Rt << sa
SLLV	Shift Left Logical Variable	Rd = Rt << Rs[4:0>
SLT	Set on Less Than	<pre>if (int)Rs < (int)Rt Rd = 1 else Rd = 0</pre>
SLTI	Set on Less Than Immediate	<pre>if (int)Rs < (int)Immed Rt = 1 else Rt = 0</pre>
SLTIU	Set on Less Than Immediate Unsigned	<pre>if (uns)Rs < (uns)Immed Rt = 1 else Rt = 0</pre>
SLTU	Set on Less Than Unsigned	<pre>if (uns)Rs < (uns)Immed Rd = 1 else Rd = 0</pre>
SRA	Shift Right Arithmetic	Rd = (int)Rt >> sa
SRAV	Shift Right Arithmetic Variable	Rd = (int)Rt >> Rs[4:0>
SRL	Shift Right Logical	Rd = (uns)Rt >> sa
SRLV	Shift Right Logical Variable	Rd = (uns)Rt >> Rs[4:0>
SSNOP	Superscalar Inhibit No Operation	NOP
SUB	Integer Subtract	Rt = (int)Rs - (int)Rd
SUBU	Unsigned Subtract	Rt = (uns)Rs - (uns)Rd
SW	Store Word	Mem[Rs+offset> = Rt
SWL	Store Word Left	See Architecture Reference Manual
L	ł	L

TABLE 3-1: PIC32MX3XX/4XX INSTRUCTION SET (CONTINUED)

Instruction	Description	Function
SWR	Store Word Right	See Architecture Reference Manual
SYNC	Synchronize	See Software User's Manual
SYSCALL	System Call	SystemCallException
TEQ	Trap if Equal	<pre>if Rs == Rt TrapException</pre>
TEQI	Trap if Equal Immediate	<pre>if Rs == (int)Immed TrapException</pre>
TGE	Trap if Greater Than or Equal	<pre>if (int)Rs >= (int)Rt TrapException</pre>
TGEI	Trap if Greater Than or Equal Immediate	<pre>if (int)Rs >= (int)Immed TrapException</pre>
TGEIU	Trap if Greater Than or Equal Immediate Unsigned	<pre>if (uns)Rs >= (uns)Immed TrapException</pre>
TGEU	Trap if Greater Than or Equal Unsigned	<pre>if (uns)Rs >= (uns)Rt TrapException</pre>
TLT	Trap if Less Than	<pre>if (int)Rs < (int)Rt TrapException</pre>
TLTI	Trap if Less Than Immediate	<pre>if (int)Rs < (int)Immed TrapException</pre>
TLTIU	Trap if Less Than Immediate Unsigned	if (uns)Rs < (uns)Immed TrapException
TLTU	Trap if Less Than Unsigned	if (uns)Rs < (uns)Rt TrapException
TNE	Trap if Not Equal	if Rs != Rt TrapException
TNEI	Trap if Not Equal Immediate	<pre>if Rs != (int)Immed TrapException</pre>
WAIT	Wait for Interrupts	Stall until interrupt occurs
WRPGPR	Write to GPR in Previous Shadow Set	SGPR[SRSCtl _{PSS} , Rd> = Rt
WSBH	Word Swap Bytes Within Halfwords	Rd = Rt ₂₃₁₆ Rt ₃₁₂₄ Rt ₇₀ Rt ₁₅₈
XOR	Exclusive OR	Rd = Rs ^ Rt
XORI	Exclusive OR Immediate	Rt = Rs ^ (uns)Immed
ZEB	Zero-extend byte (MIPS16e™ only)	Rt = (ubyte) Rs
ZEH	Zero-extend half (MIPS16e only)	Rt = (uhalf) Rs

NOTES: